

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

			TOTAL POCKET NO	CONFIRMATION NO.
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	5166
09/973,019	10/10/2001	Hiroshi Watanabe	214890US2S	
22850 7	7590 01/10/2003 VAK, MCCLELLANI	EXAMINER		
1940 DUKE S	TREET	PHAM, HOAI V		
ALEXANDRI	A, VA 22314		ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 01/10/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

, ,		Application No.		Applicant(s)	/			
	•	09/973,019		WATANABE ET A	NL.			
	Offic Action Summary	Examiner		Art Unit				
		Hooi V Pham		2814				
	The MAILING DATE of this communication app	pears on the cove	r sheet with the	correspondence ad	ddress			
1 16	Donly							
A SHC THE M - Extens after S - If the I - If NO - Failure - Any re earner	RTENED STATUTORY PERIOD FOR REPLIALING DATE OF THIS COMMUNICATION. Sicons of time may be available under the provisions of 37 CFR 1.5 SIX (6) MONTHS from the mailing date of this communication. Seriod for reply specified above is less than thirty (30) days, a reperiod for reply specified above, the maximum statutory period to reply within the set or extended period for reply will, by statutingly received by the Office later than three months after the mailing displayed the mailing displayed. See 37 CFR 1.704(b).	136(a). In no event, how bly within the statutory mi will apply and will expire	vever, may a reply be inimum of thirty (30) do est (6) MONTHS fro	imely filed ays will be considered time m the mailing date of this IED (35.11.S.C. § 133).	ely. communication.			
Status	Responsive to communication(s) filed on 06	December 2002	•					
1)⊠	2h\⊠ T	his action is non-	tinai.					
2a) <u> </u>	Since this application is in condition for allow closed in accordance with the practice unde on of Claims	vance except for r Ex parte Quayle	formal matters	prosecution as to to 4, 453 O.G. 213.	the merits is			
4\ ⊠	Claim(s) 1-18 is/are pending in the application	on.						
,	4a) Of the above claim(s) <u>8-18</u> is/are withdraw	wn from consider	ation.					
5)	Claim(s) is/are allowed.							
6)⊠	Claim(s) <u>1-7</u> is/are rejected.							
7)[]	Claim(s) is/are objected to.							
8)□	Claim(s) are subject to restriction and	I/or election requi	irement.					
Applicat	ion Papers							
9)[The specification is objected to by the Exami	ner.	.t.\□ abjected	to by the Examine	er.			
10)🖾		re: a)l⊠ accepted	or b) objected	See 37 CFR 1.850	a).			
	Applicant may not request that any objection to	the drawing(S) be	Held ill applaces	proved by the Exar				
11)	The proposed drawing correction filed on			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
	If approved, corrected drawings are required in	reply to this Office	e action.					
	The oath or declaration is objected to by the	Examiner.						
Priority	under 35 U.S.C. §§ 119 and 120		- 0E II C C S 4:	19(a)-(d) or (f)				
13)[∑	Acknowledgment is made of a claim for fore	eign priority unde	r 35 U.S.C. 9 1	13(4)-(4) 01 (1).				
,	None of:							
	- a visit a ration of the priority docum	ents have been r	eceived.	ination No				
	 1. Certified copies of the priority documents have been received in Application No 2. Certified copies of the priority documents have been received in this National Stage 3. Copies of the certified copies of the priority documents have been received in this National Stage 							
	3. Copies of the certified copies of the papelication from the International	priority document I Bureau (PCT Rullist of the certifie	is nave been red ule 17.2(a)). ed copies not red	ceived in the reads	•			
14)	A skeewlodgment is made of a claim for dom	nestic priority und	er 35 U.S.C. 9	1 19(e) (to a provio	onal application).			
	a) ☐ The translation of the foreign language ☐ Acknowledgment is made of a claim for don							
Attachm				mmary (PTO-413) Pap	er No(s).			
1) 💹 N	otice of References Cited (PTO-892) otice of Draftsperson's Patent Drawing Review (PTO-948 iformation Disclosure Statement(s) (PTO-1449) Paper No	<i>)</i>	1) Interview Su 5) Notice of Infe 6) Other:	mmary (PTO-413) Pap ormal Patent Applicatio	n (PTO-152)			
1 3) 🖂 II	nonnation bloodest state of the				Part of Paper No. 8			

Application/Control Number: 09/973,019 Page 2

Art Unit: 2814

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of claims 1-7 in Paper No. 7 is acknowledged.

Claim Rejections - 35 USC § 112

2. Claims 3, and 5-7 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

In claim 3, the phrase "further comprising a third N-type transistor and fourth P-type transistor, wherein said first and second transistors perform the function of a high voltage transistor, and said third and fourth transistors perform the function of a low voltage transistor" is not enabling because the specification and figure 13-20 describe only the first N-type transistor (4) and the second P-type transistor (75).

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Application/Control Number: 09/973,019

Art Unit: 2814

4. Claims 1-2, and 4 are rejected under 35 U.S.C. 102(b) as being anticipated by Kang et al. [U.S. Pat. 5,278,441].

Kang et al. (figs. 4-5, cols. 3-4) discloses a semiconductor device, comprising: a first transistor including a first gate (74) formed on a semiconductor substrate (62), a first low impurity concentration diffusion layer (80, 81) formed on the surface of the semiconductor substrate in a manner to surround the first gate, a first high impurity concentration diffusion layer (89, 90) formed on the surface of the semiconductor substrate in a manner to surround the first low impurity concentration diffusion layer, and a first gate side wall (86) formed to surround the first gate; and

a second transistor including a second gate (76) formed on the semiconductor substrate, a second low impurity concentration diffusion layer (83, 84) formed on the surface of the semiconductor substrate in a manner to surround the second gate, a second high impurity concentration diffusion layer (98, 99) formed on the surface of the semiconductor substrate in a manner to surround the second low impurity concentration diffusion layer, and a second gate side wall (86) formed to surround said second gate and having a thickness equal to that of the first gate side wall of the first transistor;

wherein the size of the second low impurity concentration diffusion layer formed on the surface of the semiconductor substrate, which extends from said second gate to reach the second high impurity concentration diffusion layer, is larger than the size of the first low impurity concentration diffusion layer formed on the surface of the semiconductor substrate, which extends from the second gate to reach the second high impurity concentration diffusion layer (see fig. 4).

Application/Control Number: 09/973,019

Art Unit: 2814

With respect to claim 2, Kang et al. discloses that the first low impurity concentration diffusion layer (80, 81) is an N-type diffusion layer having a low impurity concentration, the first high impurity concentration diffusion layer (89, 90) is an N-type diffusion layer having a high impurity concentration, the first transistor is an N-type transistor, the second low impurity concentration diffusion layer (83, 84) is a P-type diffusion layer having a low impurity concentration, the second low impurity concentration diffusion layer (98, 99) is a P-type diffusion layer having a low impurity concentration, and the second transistor is a P-type transistor (see fig. 4).

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that 5. form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- Claims 1 and 4 are rejected under 35 U.S.C. 102(e) as being anticipated by 6. Applicant Admitted Prior Art (pages 1-11, figs. 21-22).

Applicant Admitted Prior Art a semiconductor device, comprising:

a first transistor (203) including a first gate (211) formed on a semiconductor substrate (223), a first low impurity concentration diffusion layer (207) formed on the surface of the semiconductor substrate in a manner to surround the first gate, a first Application/Control Number: 09/973,019

Art Unit: 2814

high impurity concentration diffusion layer (206) formed on the surface of the semiconductor substrate in a manner to surround the first low impurity concentration diffusion layer, and a first gate side wall (209,112) formed to surround the first gate; and

a second transistor (204) including a second gate (212) formed on the semiconductor substrate, a second low impurity concentration diffusion layer (216,113) formed on the surface of the semiconductor substrate in a manner to surround the second gate, a second high impurity concentration diffusion layer (215) formed on the surface of the semiconductor substrate in a manner to surround the second low impurity concentration diffusion layer, and a second gate side wall (209a,114) formed to surround said second gate and having a thickness equal to that of the first gate side wall of the first transistor;

wherein the size of the second low impurity concentration diffusion layer formed on the surface of the semiconductor substrate, which extends from said second gate to reach the second high impurity concentration diffusion layer, is larger than the size of the first low impurity concentration diffusion layer formed on the surface of the semiconductor substrate, which extends from the second gate to reach the second high impurity concentration diffusion layer (see figs. 21-22).

With respect to claim 4, Applicant Admitted Prior Art discloses that a memory cell transistor (202) including a third gate (200) formed on the semiconductor substrate, a third diffusion layer (214) having a high impurity concentration and formed within the semiconductor substrate around the third gate, and third gate side wall (209b,114)

Page 6 Application/Control Number: 09/973,019

Art Unit: 2814

formed around the third gate and having a thickness substantially equal to those of the first and second gate side walls.

Conclusion

Any inquiry concerning this communication or earlier communications from the 7. examiner should be directed to Hoai V Pham whose telephone number is 703-308-6173. The examiner can normally be reached on 6:30A.M. - 6:00P.M..

- If attempts to reach the examiner by telephone are unsuccessful, the examiner's 8. supervisor, Wael M. Fahmy can be reached on 703-308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7724 for After Final communications.
- Any inquiry of a general nature or relating to the status of this application or 9. proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

HP Hoai Pham January 2, 2003